HOME
LOGIN
SITEMAP
CONTACT US
Facebook link
INTRODUCTION
CSDL
Contact us
RESEARCH
Topic & Info
Projects
ADVISOR
MEMBERS
Current member
Alumni
PUBLICATIONS
CLASS
NEWS
Laboratory news
Alumni News
BBS
PHOTOS
LINKS
Home
Login
Introduction
CSDL
Contact us
Research
Topic & Info
Projects
Advisor
Advisor
Members
Current member
Alumni
Publications
Publications
Class
Class
News
Laboratory news
Alumni News
BBS
Photos
Photos
Links
Links
Conference
CAD & SoC Design Laboratory
PUBLICATIONS
INTRODUCTION
RESEARCH
ADVISOR
MEMBERS
PUBLICATIONS
CLASS
NEWS
PHOTOS
LINKS
Conference
Conference
Conference
Journal
Patents
Domestic
전체
2026
2025
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009~2000
1999~
Total 186건
1 페이지
2026
186
Efficient Down-sampling in Hybrid Neural Networks using Adversarial Autoencoders
Jonghyeon Nam, Joonseok Kim, Eunji Kwon, and Seokhyeong Kang
Design, Automation and Test in Europe Conference and Exhibition (DATE)
,
2026
, Accepted
185
TANGRAM: A Novel On-Track Bus Routing via Placement and Compression of Polygons
Jaekyung Im and Seokhyeong Kang
Design, Automation and Test in Europe Conference and Exhibition (DATE)
,
2026
, Accepted
184
Au-MEDAL: Adaptable Grid Router with Metal Edge Detection And Layer Integration
Andrew B. Kahng, Seokhyeong Kang, Sehyeon Kim, Jakang Lee and Dooseok Yoon
31st Asia and South Pacific Design Automation Conference (ASP-DAC)
,
2026
, Accepted
183
REvolution: An Evolutionary Framework for RTL Generation driven by Large Language Models
Kyungjun Min*, Kyumin Cho*, Junhwan Jang, and Seokhyeong Kang
31st Asia and South Pacific Design Automation Conference (ASP-DAC)
,
2026
, Accepted
Paper
LINK
182
A Heterogeneous Graph-based Gate Sizer Integrating Graph Attention Network and Transformer
Jinmo Ahn, Jinoh Cho, Jaemin Seo, Jaeseung Lee, Jakang Lee and Seokhyeong Kang
31st Asia and South Pacific Design Automation Conference (ASP-DAC)
,
2026
, Accepted
2025
181
SO3-Cell: Standard Cell Layout Synthesis Framework for Simultaneous Optimization of Topology, Placement, and Routing
Chung-Kuan Cheng, Andrew B. Kahng, Byeonggon Kang, Seokhyeong Kang, Jakang Lee, and Bill Lin
IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
,
2025
180
A Parallel Analytical Legalization Algorithm via Alternating Direction Method of Multipliers
Jaekyung Im and Seokhyeong Kang
IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
,
2025
179
Enhancing Timing Closure via Spatially Embedded Graph Transformer with Low Power/Area Overhead
Joonyoung Seo, Jonghyeon Nam, Howoo jang, Yunseok Jung, and Seokhyeong Kang
IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
,
2025
178
Diffusion-Enhanced Graph Transformer with Reinforcement Learning for Transferable Analog Circuit Optimizer
Ho-Jin Lee, Kyeong-Jun Lee, Jaehoon Lee, Kyu-Jin Choi, Geunyong Choi, Youngchang Choi, Kyongsu Lee, Seokhyeong Kang, and Jae-Yoon Sim
ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED)
,
2025
177
Late Breaking Results: A Geometric Diffusion Model for Macro Placement Generation
Jongho Yoon, Jinsung Jeon, and Seokhyeong Kang
ACM/IEEE Design Automation Conference (DAC)
,
2025
Paper
Slide
LINK
176
Late Breaking Results: Fine-Tuning LLMs for Test Stimuli Generation
Hyeonwoo Park, Seonghyeon Park, and Seokhyeong Kang
ACM/IEEE Design Automation Conference (DAC)
,
2025
Paper
Slide
LINK
175
FedEDA: Federated Learning Framework for Privacy-Preserving Machine Learning in EDA
JoonSeok Kim*, Donggyu Kim*, Seonghyeon Park, and Seokhyeong Kang
ACM/IEEE Design Automation Conference (DAC)
,
2025
Paper
Slide
LINK
174
Improving LLM-based Verilog Code Generation with Data Augmentation and RL
Kyungjun Min*, Seonghyeon Park*, Hyeonwoo Park, Jinoh Cho, and Seokhyeong Kang
Design, Automation and Test in Europe Conference and Exhibition (DATE)
,
2025
Paper
Slide
LINK
173
Neural Circuit Parameter Prediction for Efficient Quantum Data Loading
Dohun Kim, Sunghye Park, and Seokhyeong Kang
Design, Automation and Test in Europe Conference and Exhibition (DATE)
,
2025
Paper
Slide
LINK
172
LIBMixer: An all-MLP Architecture for Cell Library Characterization towards Design Space Optimization
Jaeseung Lee, Sunggyu Jang, Jakang Lee, and Seokhyeong Kang
30th Asia and South Pacific Design Automation Conference (ASP-DAC)
,
2025
Paper
Slide
LINK
열린
1
페이지
2
페이지
3
페이지
4
페이지
5
페이지
6
페이지
7
페이지
8
페이지
9
페이지
10
페이지
다음
맨끝
게시물 검색
검색대상
제목
내용
제목+내용
회원아이디
회원아이디(코)
글쓴이
글쓴이(코)
검색어
필수
검색
상단으로